Design of a 1.8V–0.8V 3-Level Hybrid Buck Converter Based on 65nm CMOS (On-going)
Date:
- Build a testbech to characterize the on resisitance and gate capacitance of different types of MOSFET switches.
- Costomized a MATLAB program to search the optimal set of converter parameters based on efficiency and power density.